As you all might be aware, I am working on releasing a new course on the QuickSilicon platform. This course will focus on teaching concepts related to modern testbench design.

I have most of the exercises and modules coded and have started recording the video lessons. I wanted to give you a quick sneak peek into what’s coming by sharing a pre-release version of the course introduction video.

Here it is:

I’ve been working hard to put this course together — focused on building modern testbenches using SystemVerilog with lots of hands-on exercises! Please take a moment to vote in the poll.

How excited are you for it? (Your vote will help me plan the next steps!) ✅ I love it. Release it ASAP! 🔥 Amazing. Release an early access! 🎯 Looks great. Waiting for the full launch! 🛠️ I’m interested, but would love to know more!

Have a great week!
Rahul

​